

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS PO Box 1450 Alexandra, Virginia 22413-1450 www.uspto.gev

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/085,023	03/01/2002	Hideo Kurihara	020137	8810
23850 7	590 05/23/2003			
ARMSTRONG,WESTERMAN & HATTORI, LLP 1725 K STREET, NW SUITE 1000			EXAMINER	
			WILSON, SCOTT R	
WASHINGTO	N, DC 20006		ART UNIT	PAPER NUMBER

2826

DATE MAILED: 05/23/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.		Applicant(s)		
	10/085,023	KURIHARA ET AL.		
	Examiner	Art Unit		
	Scott R. Wilson	2826		

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

US Patent and Tr PTO-326 (Re-		Office A	Action Summary	Part of Paper No. 6	
2) Notice 3) Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review nation Disclosure Statement(s) (PTO-1449		4) [5) [6) [Interview Summary (PTO-413) Paper No(s). Notice of Informal Patent Application (PTO-152) Other:	
Attachment	:(s)				
	Acknowledgment is made of a claim				
-) The translation of the foreign				UII).
	ee the attached detailed Office ac			copies not received. r 35 U.S.C. § 119(e) (to a provisional application	on)
	application from the Inte	ernational Bu	ureau (PCT Rul	e 17.2(a)).	
İ	·	-		have been received in this National Stage	
	E. Octanou copico of the phot				
ļ	1 M Cartified copies of the prior		te hava haan ra	coived	
	☑ All b) ☐ Some * c) ☐ None o		in priority under	33 3.3.3. § 110(a) (a) 01 (i).	
_	Acknowledgment is made of a cla	im for foreig	n priority under	35 U.S.C. § 119(a)-(d) or (f)	
	nder 35 U.S.C. §§ 119 and 120	no by the Ex	Karmilor.		
12\□ 1	The oath or declaration is objected	·	•	action.	
'')L' '	If approved, corrected drawings are				
14) 🗆 🗆				neld in abeyance. See 37 CFR 1.85(a). Examiner.	
10)[∴] T	The drawing(s) filed on <u>01 March 2</u>		·		
/	The specification is objected to by				
	on Papers				
	Claim(s) are subject to res	triction and/o	or election requi	rement.	
7).	Claim(s) 5 is/are objected to.				
6)[_	Claim(s) <u>1-4</u> is/are rejected.				
5)	Claim(s) is/are allowed.				
4	4a) Of the above claim(s) <u>6-9</u> is/ar	e withdrawn	from considera	tion.	
4)∑	Claim(s) 1-9 is/are pending in the	application.	,		
,	closed in accordance with the proportion of Claims				•
2a) <u> </u>	This action is FINAL .	, —	nis action is non	formal matters, prosecution as to the merits is	
1)ဩ 20\□	Responsive to communication(s)		·	I	
Status	Decree in the communication (c)	flad as 00	4		
- Failure - Any re- carnes	period for reply is specified above, the maximum e to reply within the set or extended period for re aply received by the Office later than three month d patent term adjustment. See 37 CFR 1.704(b)	ply will, by statute as after the mailing	e, cause the applicatio		
- If the p	SIX (6) MONTHS from the mailing date of this co period for reply specified above is less than thirty	/ (30) days, a repl	ly within the statutory i	minimum of thirty (30) days will be considered timely.	

Art Unit: 2826

DETAILED ACTION

Drawings

Figure 8 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Election/Restrictions

Applicant's election without traverse of claims 1-5 in Paper No. 5 is acknowledged.

Specification

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: TWO-BIT SEMICONDUCTOR MEMORY WITH ENHANCED CARRIER TRAPPING.

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Application/Control Number: 10/085,023

Art Unit: 2826

Claims 1 and 2 are rejected under 35 U.S.C. 102(b) as being anticipated by Eitan. As to claim 1, Eitan, Figure 8B, discloses a semiconductor memory comprising a pair of diffused layers (14) and (16) formed in a surface area of a semiconductor substrate, a gate electrode (24) formed on a gate insulating film (20) on the semiconductor substrate between said pair of diffused layers, so that carriers are trapped in the gate insulating film by applying a predetermined voltage to said gate electrode (col. 12, lines 13-25), wherein the gate insulating film is formed higher in carrier trap characteristic at position near said pair of diffused layers (68) than in a remaining area (layer 20 excluding region 68).

As to claim 2, the charge trap film which is higher in carrier trap characteristic than said gate insulating film (68) is formed in said gate insulating film at the positions near said pair of diffused layers.

Claims 1-4 are rejected under 35 U.S.C. 102(b) as being anticipated by Tomioka. As to claim 1, Tomioka, Figure 7F, discloses a semiconductor memory comprising a pair of diffused layers (109) formed in a surface area of a semiconductor substrate, a gate electrode (104) formed on a gate insulating film (103) and (112) on the semiconductor substrate between said pair of diffused layers, so that carriers are trapped in the gate insulating film by applying a predetermined voltage to said gate electrode (col. 2, lines 34-37), wherein the gate insulating

(112) than in a remaining area (103).

As to claim 2, Tomioka discloses the charge trap film which is higher in carrier trap characteristic than said gate insulating film (112) is formed in said gate insulating film at the positions near said pair of diffused layers.

Art Unit: 2826

As to claim 3, the gate insulating film of Tomioka is formed thinner at the positions near said pair of diffused layers (112) than in the remaining area (103).

As to claim 4, Tomioka discloses that the gate insulating film (103) and (112) is formed smaller in film thickness in electrical capacitance conversion at the positions near said pair of diffused layers (112) than in the remaining area (103).

Allowable Subject Matter

Claim 5 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. No prior art discloses a plurality of charge trap films formed atop one another under a gate electrode.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Scott R. Wilson whose telephone number is 703-308-6557. The examiner can normally be reached on M-F 8:30 - 4:30 Eastern.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn can be reached on 703-308-6601. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-1782.

Application/Control Number: 10/085,023

Art Unit: 2826

srw

May 16, 2003

MATERIAL CONTROL CONTR

1